

Fig. 1 Prior Art




Fig. 2 Prior Art




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8






Fig. 9





Primitive 1	Frame 1	Primitive 2	rimitive 2 Primitive 3 Frame 2 Primitive 4				Primitive 5
	SOF	FIS	HOLD	FIS	HOLDA	CRC	EOF


Fig. 12

0	Reserved (0) Reserved (0) R I D Reserved (0) FIS Type (41h)
1	DMA buffer identifier Low
2	DMA buffer identifier High
3	Reserved (0)
4	DMA buffer offset
5	DMA transfer count
6	Reserved (0)

Fig. 13

0	Reserved (0) Reserved (0) R R R R Reserved (0) FIS Type (46h)
1	
	N Double-words of data (minimum of one Double-word-maximum of 2048
	Double-words)
n	

Fig. 14







Fig. 16



SVC1 AOR; SVC1's AOR Signal ACSCS1: SVC1's Access Control Switch Control Signal SVC1 ASAOR; SVC1's Alternate SVC AOR Signal

SVC1 Read ASAOR: SVC1 Read ASAOR State

Pulse


SVC2 AOR: SVC2's AOR Signal ACSCS2: SVC2's Access Control Switch Control Signal

SVC2 ASAOR: SVC2's Alternate SVC AOR Signal

SVC2 Read ASAOR: SVC2 Read ASAOR State

Pulse

Fig. 17







Fig. 19







Fig. 21






Fig. 23




Fig. 24




Fig. 25




Fig. 26





Fig. 27






Fig. 29




Fig. 30





Fig. 31







Fig. 33






Fig. 35




Fig. 36




Fig. 37





Fig. 38



CS1	CS2	CS	SI1->PI	SI2->PI
0	0	0	Closed	Open
0	Tri	0	Closed	Open
Tri	0	0	Closed	Open
Tri	Tri	1	Open	Closed

Fig. 40

CS1	CS2	SI1->PI	SI2->PI	Note
0	0	Undef	Undef	*:most
0	1	Open	Closed	recent changed one
1	0	Closed	Open	of CS1, CS2
1	1	*Note	*Note	gets access.

Fig. 41

Loop Connections	M1	M2	M3	M4	M5
C1<=>P1,C2<=>P2	0	0	0	0	0
C1=>C2=>P1=>C1	1	1	0	DC	DC
C1=>C2=>P2=>C1	1	DC	1	0	0
C1<=>P1	DC	0	0	DC	DC
C1<=>P2	DC	DC	1	1	0
C2<=>P2	0	DC	DC	0	0
C2<=>P1	0	1	DC	DC	1

Cn: SVCn, Pn: Storage Unit Port n; n=1, 2.

Fig. 42

Sl	S2	R1	R2	M1	M2	M3	M4	M5
Val	Val	0	0	0	0	0	0	0
Inv	Val	0	0	1	0	1	0	0
Val	Inv	0	0	1	1	0	0	1
Val	Val	1	0	0	0	0	1	0
Inv	Val	1	0	1	0	1	1	0
Val	Inv	1	0	1	0	0	1	1
Val	Val	0	1	0	0	0	0	0
Inv	Val	0	1	0	0	1	0	0
Val	Inv	0	1	0	1	0	0	1

Fig. 43

CI	C2	RI	R2	MI	M2	М3	M4	M5
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0
0	1	0	0	1	1	0	0	1
0	0	1	0	0	0	0	1	0
1	0	1	0	1	0	1	1	0
0	1	1	0	1	0	0	1	1
0	0	0	1	0	0	0	0	0
1	0	0	1	0	0	1	0	0
0	1	0	1	0	1	0	0	1

Fig. 44

S1/C	S2/C	Rl	R2	Ml	M2	M3	M4	M5
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0
0	1	0	0	1	1	0	0	1
0	0	1	0	0	0	0	1	0
1	0	1	0	1	0	1	1	0
0	1	1	0	1	0	0	1	1
0	0	0	1	0	0	0	0	0
1	0	0	1	0	0	1	0	0
0	1	0	1	0	1	0	0	1

Fig. 45